Notices
Results 1 to 8 of 8

Thread: Moore's Law

  1. #1 Moore's Law 
    Forum Freshman
    Join Date
    Mar 2011
    Location
    Oklahoma
    Posts
    18
    From NYT article today 5/4/2011.....

    Intel Increases Transistor Speed By Building Upward...

    Moore's Law: Although not a law of physics, the 1965 observation by Intel's co-founder Gordon Moore, has defined the speed of innovation for much of the world's economy.


    http://www.nytimes.com/2011/05/05/sc...ref=technology

    ****
    If I have the wrong section..... redirection appreciated


    Epidemiologists Are Trendy.
    What I cannot create, I do not understand (RF)
    Reply With Quote  
     

  2.  
     

  3. #2  
    Veracity Vigilante inow's Avatar
    Join Date
    Oct 2009
    Location
    Austin, TX
    Posts
    3,499
    What exactly did you want to discuss? 3-D transistor manufacturing has been in place for some time. Intel is just now finally purchasing the machines which do it.

    Regardless, this is just an FYI, I guess?


    Reply With Quote  
     

  4. #3  
    Forum Freshman
    Join Date
    Mar 2011
    Location
    Oklahoma
    Posts
    18
    AN FYI? Ya think?
    Epidemiologists Are Trendy.
    What I cannot create, I do not understand (RF)
    Reply With Quote  
     

  5. #4  
    Forum Freshman
    Join Date
    May 2011
    Location
    United Kingdom
    Posts
    6
    As far I can see, Intel desperately trying to find ways to keep making processors faster as a peak has been hit on the maximum possible clock speeds that a processor can realistically run at.

    Fact is, in most environments, anything beyond two cores on processor does not provide any real speed boost due to the way threading works on most software.

    For computers to get much faster (not that we actually really need them to be honest), it is necessary to do a lot of redesigning of software and hardware...
    Reply With Quote  
     

  6. #5  
    Universal Mind John Galt's Avatar
    Join Date
    Jul 2005
    Posts
    14,168
    Quote Originally Posted by Epidemos
    AN FYI? Ya think?
    If not, then what?
    Reply With Quote  
     

  7. #6  
    Forum Professor Wild Cobra's Avatar
    Join Date
    Sep 2009
    Posts
    1,140
    Quote Originally Posted by inow
    What exactly did you want to discuss? 3-D transistor manufacturing has been in place for some time. Intel is just now finally purchasing the machines which do it.

    Regardless, this is just an FYI, I guess?
    I could be wrong, but it seems to me it's not different machines that are needed but a different process. Others may have had this first, but Intel doesn't take on something like this until it meets their reliability standards. If different machines are needed, it's probably only to do the lithography and CMP to finer sizes that are possible now. With a vertical design, they can maintain the required gate area, but place them closer.

    Seems logical. High power FET's were first VFETs. That's what. 70's technology?

    What are they down to now? Maybe 30 nanometer line widths? Maybe now, they can approach 10 nanometer.
    Reply With Quote  
     

  8. #7  
    Veracity Vigilante inow's Avatar
    Join Date
    Oct 2009
    Location
    Austin, TX
    Posts
    3,499
    My larger point was to say, "Hey yo... random poster whom nobody here even knows... that's all well and good, thanks for the link, but what did you want to discuss exactly? This is, after all, a "discussion forum," not a bulletin board or blog."



    Quote Originally Posted by Wild Cobra
    I could be wrong, but it seems to me it's not different machines that are needed but a different process.
    Perhaps a semantic quibble. In my mind, if a different process is being used, it's a different machine. Whether there are different chambers or whatever, the point is that Intel would need to fairly significantly retool the fab to make this happen.


    Quote Originally Posted by Wild Cobra
    If different machines are needed, it's probably only to do the lithography and CMP to finer sizes that are possible now. With a vertical design, they can maintain the required gate area, but place them closer.
    The requirement is more due to the nature of deposition, and how the layers are separated. With 3D transistors, current leakage can be a problem, and that's where the most significant advances are being made right now... minimization of that leakage.


    Quote Originally Posted by Wild Cobra
    What are they down to now? Maybe 30 nanometer line widths? Maybe now, they can approach 10 nanometer.
    I think that building vertically and building smaller are two distinct issues. There is overlap, but they are separate.
    Reply With Quote  
     

  9. #8  
    Universal Mind John Galt's Avatar
    Join Date
    Jul 2005
    Posts
    14,168
    Quote Originally Posted by inow
    My larger point was to say, "Hey yo... random poster whom nobody here even knows... that's all well and good, thanks for the link, but what did you want to discuss exactly? This is, after all, a "discussion forum," not a bulletin board or blog."
    Given the apparent disappearance of the OP your point seems well made.
    Reply With Quote  
     

Bookmarks
Bookmarks
Posting Permissions
  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •